



MODEL NAME : VBW01  
PROJECT CODE : ANRVBW0100  
PCB NO : DA8000WL000 LA-9982P M/B  
DA40001FO00 LS-9101P POWER BUTTON/B  
DA40001FP00 LS-9102P USB/B  
DA40001FQ00 LS-9103P TP BUTTON/B

# Dell / Compal Confidential

## Schematic Document

Intel Shark Bay ULT  
OAK Mainstream2  
UMA/DIS AMD Venus Pro


2013-05-29 Rev: 3.0


X76@ : 76 level  
46@ : 46 level  
@ : Nopop component  
CONN@ : Connector component  
XDP@ : XDP function  
UMA@ : Only for UMA  
DIS@ : Only for Discrete  
VENUS@ : VENUS Pro,VENUS XT  
VENUSXT@ : VENUS XT  
VENUSPRO@ : VENUS Pro  
@VENUS@ : VENUS nopop component  
EMI@ : EMI parts  
@EMI@ : Reserve EMI parts  
ESD@ : ESD parts  
RF@ : RF parts

BOM config  
UMA : UMA@,EMI@,ESD@,RF@  
DIS VENUS : VENUS@,VENUSPRO@,DIS@,EMI@,ESD@,RF

ZZZ R1@  
PCB VBW01 LA9982P/LS9101P/LS9102P/LS9103P  
DA20ZG00120

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9982P
				Date	Wednesday, May 29, 2013
				Sheet	1 of 57
				Rev	3.0





Security Classification		Compal Secret Data				Compal Electronics, Inc.										
Issued Date		2013/05/29		Deciphered Date		2014/06/01		Title								
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DB block diagram								
								Size	Document Number						Rev	
								LA-9982P							3.0	
								Date:	Wednesday, May 29, 2013				Sheet	3	of	57

## Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

SMBUS Control Table

	SOURCE	BATT	Charger	RTD2136S	VGA	DDR3L	XDP	WLAN mini card	Touch pad
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V						
EC_SMB_CK2 EC_SMB_DA2	KB9012			V	V				
SMBCLK SMBDATA	ULT					V	V	V	V
SML0CLK SML0DATA	ULT								
SML1CLK SML1DATA	ULT								

Link

## Board ID TABLE

ID	PCB Revision			
	UMA	Sun XT	VenusPro	VenusXT
0	SSI&A02			
1		SSI&A02		
2			SSI&A02	
3				SSI&A02
4	PT			
5		PT		
6			PT	
7				PT
8	ST			
9		ST		
10			ST	
11				ST
12	XB			
13		XB		
14			XB	
15				XB
16	A01			
17		A01		
18			A01	
19				A01

Symbol Note :



: means Digital Ground

: means Analog Ground

CLOCK SIGNAL	
CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU
CLKOUT_PCIE5	


ULT

USB3.0	
Port1	USB connector 2
Port2	USB connector 1
Port3	
Port4	
USB2.0	
Port0	USB connector 2
Port1	USB connector 1
Port2	USB connector 3
Port3	USB connector 4 (DB)
Port4	MINI Card (WLAN)
Port5	Touch Screen Panel
Port6	Card Reader
Port7	Camera
PCI EXPRESS	
Lane 1	
Lane 2	
Lane 3	10/100 LAN
Lane 4	MINI Card (WLAN)
Lane 5	PEG (N14P)
Lane 6	PEG (N14P)
SATA	
SATA0	HDD
SATA1	ODD
SATA2	
SATA3	

SMBUS Address [0x9a]

**MCH**  
**Shark bay**

**KBC**  
**KB9012A4**






## i3-4010U-15W-GT2-MP



## i5-4200U-15W-GT2-MP




## i7-4500U-15W-GT2-MP







COMPENSATION PU FOR eDP

CAD Note: Trace width=20 mils ,Spacing=25mils,  
Max length=100 mils.



Place near JXDP1




reference Shark Bay ULT Validation Customer Debug Port  
Implementation Requirement Rev 1.0

**CAD Note:**  
Avoid stub in the PWRGD path  
while placing resistors RC115


## DDR3 COMPENSATION SIGNALS




**CAD Note:**  
Trace width=12~15 mil, Spcing=20 mils

[illegible]






<29> PCH\_RTCX1  PCH\_RTCX1




### CMOS place near DIMM





CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS


ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers



## HDA for Codec



INTVRMEN - INTEGRATED SUS 1.05V VRM  
ENABLE  
High - Enable Internal VRs  
Low - Enable External VRs



**FLASH DESCRIPTOR SECURITY OVERRIDE**  
**LOW = DISABLED (DEFAULT)**  
**HIGH = ENABLED**




EC\_SMI# <30> +1.05VS\_ASATA3PLL




## SATA Impedance Compensation

**CAD note:**  
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.  
reference FFRD sch 0.5




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2013/05/29	Deciphered Date		2014/06/01	Title	
						MCP(S/19) RTC,SATA,HDA,JTAG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	
						Document Number	Rev
						LA-9982P	3.0
Date		Wednesday May 29, 2013		Sheet	8 of 57		







## MEM Bus : DDR/XDP/WLAN/TP




## SML1 Bus : EC/Sensors




## SPI ROM (8MByte)






## PN : SA000046400 ,64M,EN25Q64-104HIP




## For GCLK








10/100 LAN ----->  
WLAN (Mini Card) ---->  
dGPU ---->



Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	MCP(6,7/19) CLK,SMB,SPI,LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9982P	Rev 3.0
				Date	Wednesday, May 29, 2013
				Sheet	9 of 57







11 OF 19


Rev'p2




CAD NOTE:  
Route single-end 50-ohms and max 500-mils length.  
Avoid routing next to clock pins or under stitching capacitors.  
Recommended minimum spacing to other signal traces is 15 mils.

3V3LW\_PCH




USB OC# 1 8  
USB OC# 2 7  
USB OC# 3 6  
USB OC# 4 5  
RP55  
10K\_8P4R\_5%








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title	MCP(14.15.16/19) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, May 29, 2013
				Sheet	15 of 57
				Rev	3.0



## CFG STRAPS for CPU




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port









Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2013/05/29	Deciphered Date		2014/06/01	Title				
						DDRIII DIMMA				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev		
						LA-9982P			3.0	
						Date	Wednesday, May 29, 2013		Sheet	17 of 57





### 2-3A to 1 DIMMs/channel




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>DDRIII DIMMB</b>		
				Size	Document Number	Rev
				<b>LA-9982P</b>		
Date:				Wednesday, May 29, 2013	Sheet	18 of 57



RTD2136S : SA00004NW10  
RTD2136R : SA000067100



**Vendor advise reserve it**



The diagram illustrates the timing relationships for eDP co-layout signals. It shows several signal lines with their respective timing parameters and constraints:

- CPU EDP\_AUX#\_C**: RX37 1 eDPB 2 0 0.0402 5% EDP\_AUX# RX38 1 eDPB 2 0 0.0402 5% LVDS\_B0-
- CPU EDP\_AUX#\_G**: RX39 1 eDPB 2 0 0.0402 5% EDP\_AUX# RX40 1 eDPB 2 0 0.0402 5% LVDS\_B0+
- CPU EDP\_P0\_C**: RX41 1 eDPB 2 0 0.0402 5% EDP\_P0 RX42 1 eDPB 2 0 0.0402 5% LVDS\_B1-
- CPU EDP\_P0\_G**: RX43 1 eDPB 2 0 0.0402 5% EDP\_P0 RX44 1 eDPB 2 0 0.0402 5% LVDS\_B1+
- CPU EDP\_P1\_C**: RX45 1 eDPB 2 0 0.0402 5% EDP\_P1 RX46 1 eDPB 2 0 0.0402 5% LVDS\_B2-
- CPU EDP\_P1\_G**: RX47 1 eDPB 2 0 0.0402 5% EDP\_P1 RX48 1 eDPB 2 0 0.0402 5% LVDS\_B2+

Additional timing constraints and signal definitions are shown below the main signal lines:

- EDP\_BIA\_PWM**: RX49 1 eDPB 2 0 0.0402 5% TL\_BNT\_PWM
- BKOFF#**: RX50 1 eDPB 2 0 0.0402 5% TL\_BKOFF#
- ENVDD\_PCH**: RX51 1 eDPB 2 0 0.0402 5% TL\_ENVDD
- EDP\_CPU\_HPD**: RX52 1 eDPB 2 0 0.0402 5% EDP\_HPD\_PANEL

Timing constraints and signal definitions are also indicated by arrows and text:







- <10,30>**: ENVDD\_PCH
- <31>**: EDP\_HPD\_PANEL
- Close to UX2**: Between EDP\_BIA\_PWM and BKOFF#
- Close to UX4**: Between ENVDD\_PCH and EDP\_HPD\_PANEL
- Close to UX4**: Between EDP\_HPD\_PANEL and EDP\_HPD\_PANEL


Handwritten notes in blue and pink provide additional context:

- Across to UX4.19 & UX4.21**: Between EDP\_BIA\_PWM and BKOFF#
- for layout smoothy, will swap NET on cable**: Between EDP\_HPD\_PANEL and EDP\_HPD\_PANEL

The diagram is titled "For eDP co-layout" in blue text at the bottom right.


Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2013/05/29	Deciphered Date		2014/06/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						eDP to LVDS converter		
						Size	Document Number	Rev
						LA-9982P		3.0
Date:		Wednesday, May 29, 2013		Sheet 19 of 57				






SS table


Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS




These caps close to Pin 23,32  
For 8106E pop the capacitor close pin 23,32




These caps close to Pin 8,30  
For 8106E pop capacitor close to pin 8,30






Place close to TCT pin




Change CPN to SP050007J00 only  
Need CIS symbol



For GCLK





Reserve 10K pull LAN\_IO




### CA71, CA51 place close to Pin 26

CA53, CA55 change Value  
from 10U\_0603\_6.3V6M to  
4.7U\_0603\_6.3V6K


### Reserve for HDA issue



### JACK\_PLUG Delay circuitis





### Reserve for cancel Delay circuitis




Place on the moat between GND & GNDA.


### RA51, RA33 place close to UA1




### Close to UA1 Pin11,13,14,16






### close to Codec




### iPhone and Nokia type Combo Jack




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2013/05/29	
2013/05/29		2014/06/01		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		LA-9982P	
Date		Wednesday, May 29, 2013		Sheet 22 of 57	



Trace width:40mil




For EMI request. Place close to UR1




拉MS\_D2\_SD\_CLK到Conn pin 13 SD\_CLK  
再打Via拉到pin 10 MS\_D2


拉MS\_CLK\_SD\_WP到Conn pin 5 MS\_CLK  
再打Via拉到pin 20 SD\_W




Close to JREAD




For EMI request.  
Place close to JREAD



USB connector1  
USB20 port1  
USB30 port2







USB connector2  
USB20 port0  
USB30 port1




Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9982P	Rev 3.0
				Date:	Wednesday, May 29, 2013
				Sheet	24 of 57








## POWER/B




## Power ON Circuit


### ON/OFF switch




## Touch pad





## FAN Control circuit





## INT\_KBD Connector



## +5VS and +3VS switch



## +3VALW\_PCH switch





For Intel S3 Power Reduction


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title	DC/DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-9982P
				Date	Wednesday, May 29, 2013
				Sheet	28 of 57
				Rev	3.0

U61 GCLKUMA@  
SLG3NB244VTR TQFN 16P CLK GEN










U62 GCLKDIS@  
SLG3NB244VTR TQFN 16P CLK GEN

SLG3NB3374V is for DIS by output 24M\*1, 25M\*1, 27M\*1, 32K\*1  
SLG3NB3375V is for UMA by output 24M\*1, 25M\*1, 32K\*1







SD028000080	0_0402_1%
SD034120280	120K_0402_1%
SD034100300	270K_0402_1%
SD034430280	430K_0402_1%
SD034560280	560K_0402_1%
SD034750280	750K_0402_1%
SD034100380	100K_0402_1%
SD034130380	130K_0402_1%
SD034160380	160K_0402_1%
SD034200380	200K_0402_1%
SD000001B80	240K_0402_1%
SD00000G280	270K_0402_1%
SD034330380	330K_0402_1%
SD028430380	430K_0402_1%





## LCD PWR CTRL






## LCD backlight PWR CTRL



## Webcam PWR CTRL




## LVDS Connector







## SATA HDD Connector


### +5V\_HDD Source



SHORT DEFAULT




## ODD Power Control



## SATA ODD Connector

Please near ODD Connector







Place CS17 close to JODD

Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				32	LA-9982P
				Date:	Wednesday, May 29, 2013
				Sheet	32 of 57



## Screw Hole



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				3.0
				Date
				Wednesday, May 29, 2013
				Sheet
				33 of 57



Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	Card Reader	2012/04/27	HW	The Card reader USB signal is incorrect.	SWAP URL USB signal P/N	0.2
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							





Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
40							
41							
42							
43							
44							
45							
46							
47							
48							
49							
50							
51							
52							
53							
54							

www.chinafix.com


Security Classification		Compal Secret Data		Title		
Issued Date		Deciphered Date		Compal Electronics, Inc.		
2013/05/29		2014/06/01		HW-PIR Page.2		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev	
				Document Number		3.0
				LA-9982P		
Date:				Wednesday, May 29, 2013	Sheet 35 of 57	


SMART  
Battery:  
01.GND1  
02.GND2  
03.BAT\_ALERT  
04.SYS\_PRES  
05.BATT\_PRS  
06.DAT\_SMB  
07.CLK\_SMB  
08.BATT1+  
09.BATT2+




$$ADP\ I = 40 * I_{adapter} * R_{sense}$$

3S2P : CV = 13.3V CC: 1.54A  
4S1P: CV = 17.7V CC: 1.1A













5




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR VCORE</b>		
				Size	Document Number	Rev
				<b>LA-9982P</b>		
Date: <b>Wednesday, Nov 28, 2013</b>				Sheet	42	of 57




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR +1.35VGPU/VDDCIP</b>		
				Size	Document Number	Rev
				<b>LA-9982P</b>		3.0
Date: Wednesday, May 29, 2013				Sheet 43 of 57		

	SUN XT	VENUS PRO/XT
Load line	No need	Need
PR824	pop	un-pop


	25W	32W
PR813	909	1.4K
PR821	97.6K	143K
PR825	976	1.5K




**VGA\_CORE**  
Frequency 300kHz  
TDC 23A (25W) / 33A (32W)  
Peak Current 30A (25W) / 47A (32W)  
OCP current 36A (25W) / 56A (32W)  
TYP MAX  
H/S Rds(on) : 12.2mohm , 15mohm  
L/S Rds(on) : 2.75mohm , 3.5mohm  
Choke DCR 1.1mohm (Typ) / 1.3mohm (Max)  
Load line : -1.5mV/A



SPO_VID5 (GPIO_10)	SPO_VID4 (GPIO_14)	SPO_VID3 (GPIO_15)	SPO_VID2 (GPIO_16)	SPO_VID1 (GPIO_20)	Core Voltage Level
0	1	1	0	0	1.2V
0	1	1	0	1	1.175V
0	1	1	1	0	1.15V
0	1	1	1	1	1.125V
1	0	0	0	0	1.1V
1	0	0	0	1	1.075V
1	0	0	1	0	1.05V
1	0	0	1	1	1.025V
1	0	1	0	0	1V
1	0	1	0	1	0.975V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V
1	1	1	0	1	0.775V




Initial voltage: 0.85V (Venus)  
0.9V (Sun)





**+VGA\_PCIE**  
TDC 3A  
Peak Current 4.2A  
OCP current 6A

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	PWR_VGA_CORE/PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 3.0
Date: Wednesday, May 29, 2013				Sheet 44 of 57




**+VGA\_CORE**



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2013/05/29	Deciphered Date	2014/06/01	Title		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					PWR PROCESSOR DECOUPLING		
					Size	Document Number	Rev
					Date	Wednesday May 29, 2013	Sheet 45 of 57


# Power block



## Page 1

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37	CHARGER	13/01/30	Morris	adjust design parameter from vendor recommend	delete PD702 change PC112 to unpop change PQ704 to unpop change PC707 from 0.1uF_0402 to 1uF_0603 change PC720 from 0.1uF to 100pF change PC711 from 1000pF to 0.01uF change PQ705 from SB000000SD00 to SB000000WY00	0.3
2	42	VCORE	13/01/30	Morris	adjust design parameter from vendor recommend	change PC509 from 0.1uF to 1000pF change PR529 from 3.83K to 5.76K change PR504 from 523K to 499K	0.3
3	36	DCIN/BATT CONN/OTP	13/01/30	Morris	change from ESD request	change PDI from SC300002E00 to SC300001G00	0.3
4	38	3.3VALWP/5VALWP	13/02/01	Morris	add ESD diode from ESD request	add PD101(SCA00002A00)	0.3
5	42	VCORE	13/02/21	Morris	adjust design parameter from fine tune result	change PR501 from 422K to 523K change PR503 from 56K to 75K	0.3
6	44	VGA_CORE/PCIE	13/02/21	Morris	unpop from EE request	unpop PR808	0.3
7	44	VGA_CORE/PCIE	13/03/05	Morris	adjust output voltage from vender request	unpop PR826 and pop PR834 (only for Sun XT)	0.4
8	37 38 39 40 41 42	CHARGER 3.3VALWP/5VALWP 1.5VSP/1.8VSP +VCCIO +1.35VP/0.675VSP VCORE	13/03/28	Morris	verify function ok, so delete 0 ohm to short	unpop PR100, PR101, PR201, PR202, PR300, PR303, PR401, PR522, PR535, PR704, PR708, PR710, PR714, PR715, PR717	1.0
9	36	DCIN/BATT CONN/OTP	13/04/09	Morris	design change for solve issue	unpop PR1 and PC5	2.0
10	41 43	+1.35VP/0.675VSP +1.35VGPU/VDDCI	13/04/09	Morris	part shortage issue	change PQ201 and PQ1101 from SB000000T600 to SB0000010A00	2.0
11	39 43 44	1.5VSP/1.8VSP +1.35VGPU/VDDCI VGA_CORE/PCIE	13/04/09	Morris	verify function ok, so delete 0 ohm to short	unpop PR601, PR802, PR803, PR814, PR823, PR830, PR845, PR846, PR1103, PR1200, PR1206, PR1210	2.0
12	43	+1.35VGPU/VDDCI	13/04/09	Morris	unpop VDDCI parts from vendor recommend and EE verify ok only for Sun XT	unpop FL1200, FL1201, FL1205, FL1201, PR1201, PR1203, PR1204, PR1208, PR1209, PR1211, PR1212, PR1213, PC1201, PC1202, PC1204, PC1205, PC1206, PC1207, PC1209, PC1210, PC1211, PC1213 (only for Sun XT)	2.0
13	44	VGA_CORE/PCIE	13/04/12	Morris	part shortage issue	change FL1300 from SH000000GQ00 to SH000000PK00	2.0
14	36	DCIN/BATT CONN/OTP	13/04/12	Morris	customer request	add PR2 10Kohm	2.0
15	42	VCORE	13/04/15	Morris	EMI request	pop PC522 and add PC523 0.1uF	2.0
16	36	DCIN/BATT CONN/OTP	13/05/22	Morris	reserve parts from ESD request	reserve PD2, PD3, PR17 and unpop PR17	3.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title	PWR-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9982P	3.
				Date:	Wedsnesday, Nov 28 2013	Sheet 47 of 57



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title	<b>ATI Venus Pro M2 PCIE/LVDS</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>LA-9982P</b>	3.0
				Date:	Wednesday, May 29, 2013	Sheet 46 of 57






PX\_MODE=1 for Normal Operation  
PX\_MODE=0 for BACO mode to shut down power rails except VDDR3, PCIE\_VDDC and 1.8V rail


#### Note:

PX4.0 +VGA\_CORE, VDDCI, +1.5VGS ON  
PX4.0 +3VGS, +1.0VGS, +1.8VGS OFF  
PX5.0 +3VGS, +VGA\_CORE, VDDCI, +1.5VGV, +1.0VGS, +1.8VGS OFF




for PX4.0 and PX5.0


#### Power sequence of Sun XT, Venus Pro, Venus XT




Switch circuits in BACO desings for Thames/Seymour only  
55mA@1.0V, in BACO mode




+1.8VS TO +1.8VGS





+1.35VS\_VGA TO +1.35V\_MEM\_GFX




+3VS TO +3VGS






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI Venus Pro M2 PWR GND		
				Size	Document Number	Rev
					LA-9982P	3.0
Date:	Wednesday, May 29, 2013	Sheet	51	of	57	










PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

# Memory Partition A - Upper 16 bits



## MIRROR

## NORMAL




PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
File	MARX-VRAM A Upper UV3,UV6
Size	Document Number
LA-9982P	
Date	Wednesday, May 29, 2013
Sheet	55 of 57
Rev	3.0

Memory Partition B - Lower 16 bits




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY	
Compal Electronics, Inc.	
File	MARX-VRAM B Lower UV7,UV8
Size	1000000
Document Number	LA-9982P
Date	Wednesday, May 29, 2013
Sheet	56 of 57



# Memory Partition B - Upper 16 bits



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

		<b>Compal Electronics, Inc.</b>	
File	Document Number	<b>MARX-VRAM_B Upper_UV9,UV10</b>	
Size	LA-9982P	<b>Rev 3.0</b>	
Date	Wednesday, May 29, 2013	Sheet	57 of 57